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CHAPTER I 
INTRODUCTION 
The methods for designing a fundamental mode sequ ential circ uit with 
feedback have been d eveloped in the field of digital electronics. Several 
different methods have b een proposed . such as the AND-OR memory circuit 
technique , for obtaining necessary secondary variables; the flip-flop pro-
gramming for seeking the set- reset signals for some pre-assigned flip - fl.ops ; 
the binary counter synthesis developed according to the counting sequence 
of a binary counter ; and the shift register method based on the natu1 .. e of 
shift r egisters , Wickes ( 1) *, Hill and Peterson (2) • The flip-flop circuits 
were presented by Foster and Parker (3) , and later by Cheng and Foster 
(4), (5); the binary counter technique was proposed by Standen (6); 
and the shift register method by Cheng (7) . To the author's knowledge, 
the AND-OR circuits have not been previously used in the design of fluidic 
control systems. 
Other than the ab ove methods . a technique involving the use of a 
synthesis tab le for seeking necessary secondary variables and circuit equa-
tions was presented by Cole and Fitch (8) . Furthermore, an attempt to 
automatically design the control circuit with the aid of a digital computer was 
reported by Cheng and Foster (5). But, because of the nature of the flip-
flop method which their program was based on, a program to cover the 
entire design process was not r eported to be availab le .. 
*Numbers in parentheses designate References at the end of the thesis. 
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This thesis presents a new computer aided design technique based on 
the state diagram method as reported by Chen and Lee (9). The entire 
design process , covering all possible s ituations of a fundamental mode 
sequential feedback system, is programmed for a digital computer. 
A description of the state diagram method is presented in this thesis. 
The steps of this method are (a) identifying ambiguous state pairs, (b) 
determining the secondary variables , (c) classifying the system type , and 
(d } detecting possible signal hazards . The objective of the thesis is to 
illustrate the state diagram technique for designing all fundamental mode 
feedback sequential circuits . 
A general model of the sequential circuit with feedback is shown in 
Figure 1 . On this figure Xl, X2 , . . . , and Xm stand for external control 
signals , or the external input v ariables; Fl, F2 • ... , and Fn express the 
feedback signals or the feedback circuit input variables; Yl, Y2 , ... , and 
Yp indicate the secondary v ariables; and C 1, C 2 , .. . ~ and Cp represent the 
circuit outputs, or the control signals . If a change in one input occurs. 
while there is no change in other inputs, until the transition of each 
se condary variable and each output signal is stabilized, the circuit is said _ 
to be operating in the fundamental mode. 
In this thesis each hypothetical system is described by a series of 
events characterized by the positions of some pneumatic or hydraulic 
cylinders . Every cylinder is assumed to be double-acting . An action 
can only begin when the previous action has been completed. The 
3 
physical arrangement of a two-cylinder system is shown in Figure 2 . The 
piston position limits are detected by fluidic touch sen sors which are 
installed at the extremes of the piston strokes . Every extension or 
retraction of a piston is memorized and manifested by a flip-flop element 
in the feedback circuit . 
When an operating function of a system has been selected, the logic 
conditions of each feedback signal and each control signal at every state is 
determined . A logic relationship between these two classes of sign.als can 
also be established . According to thi s relationship, a control circuit may 
b e d es igned by using the feedback s ignals as inputs to obtain proper control 
signals for each state. However , if there are two states in the operating 
sequence which possess the same combination of feedback signals but result 
in different control signals, a second ary variable is needed to differentiate 
between the repeated appearance of the ambiguous feedback combination. 
Two such states are s aid to be an ambiguous state pair . 
In the state diagram method , a secondary variable is obtained as the 
output of a fluidic flip - flop with set and r ese t inputs. If two states r espect-
ively preceding the two ambiguous states contain the same combination of 
feedback signals, one secondary may not be variable enough to distinguish 
this ambiguous state pair. Similarly , if several ambiguous pairs exist in 
series . this process can be repeated until a sufficient number of secondary 
variables are gener ated s o that all ambiguous states can be differentiated. 
In order to achieve the minimum number of secondary variables, all 
4 
secondary variables must be compared and reduced. Once the simplest set 
of secondary variables is obtained, these variables are combined with the 
feedback signals as the inputs for the control circuit. After the consider-
ation of logic complementary and "don' t-·care" conditions, a group of 
simplified logic equations can be obtained. Finally, the signal trans-
mission characteristics must be considered in order to build a hazard free 
circuit . 
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CHAPTER II 
STATE DIAGRAM SYNTHESIS 
2 . 1 INTRODUCTION 
The validity of a design method for the sequential control cir cuits 
depends on whether every two mutually exclusive logic combinations 
of output signals can be differentiated . The principle used in the state 
diagram method is to find a secondary variable which has different logic 
conditions at the two states when the output combinations are different but 
the input combinations are the same . The technique for finding all 
necessary variables for fundamental mode sequential feedback systems 
will be described in detail in this chapter . 
2. 2 HYPOTHETICAL SYSTEM 
In or der to illustrate the synthesis technique . assume a simple 
hypothetical system consisting of three pneumatic cylinders which will 
perform one event at each step in the following order: 
Step 1 - Cylinder 1 extends 
Step 2 - Cylinder 1 retracts 
Step 3 - Cylinder 1 extends,.... 
Step 4 - Cylinder 2 extends 
Step 5 - Cylinder 1 retracts 
Step 6 -· Cylinder 3 extends 
Step 7 - Cylinder 3 retracts 
Step 8 - Cylinder 2 retracts 
Operation begins again or stop. 
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This. system also requires a start control to initiate the operation, a cycle 
stop control to stop the operation and r etr act all cylinders at the end of the 
cycle , and an emergency stop control to halt the operation and retract all 
cylinders immediately. 
2 . 3 TRUTH TABLE 
The first step of the ci rcuit design using the state diagram method is 
to indicate the logic conditions of feedback and control signals on a truth 
table. A truth table describes the operating function of a system by listing 
the logic condition of every combination of feedback and control signals 
together with all ambiguous pairs in the system. For the hypothetical 
system, the feedback signals correspond to piston positions, while the 
control signals are used to extend or retract their respective pistons. 
Once the operating function of a system has been determined, the logic 
conditions of these signals can be found . 
The truth table of the hypothetical system is shown in Table I. On the 
table , "1 11 stands for the logic "on" condition, "0" expresses the logic "off" 
condition, and " ¢>" indicates the "don't- care11 condition . Since only one event 
can occur at each step , only one control signal can be "on". These 11on" 
controls are also shown on this table . The last column of the table contains 
the ambiguous state pairs which will be discussed next. 
2 . 4 AMBIGUOUS STATE PAIRS 
On the truth table , we have shown the logic conditions of all control 
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and feedback signals . If any two s tates in the system possess the same feed-
back signal combination but different contr ol signal combinations. these two 
states are said to form an ambiguous pair of the first kind (henceforth 
referred to as the 1st--kind) . If there are two states which immediately pre-
cede the two states of an ambiguous p air (both 1st and 2nd kinds) and 
possess the same feedback cOI:nbination, they shall be called an ambiguous 
pair of the second kind (henceforth referred to as the 2nd- kind). The two 
states of an ambiguous pair either of the 1st or of the 2nd- kind are said to 
be ambiguous states . 
By these definitions . we know an ambiguous pair of the 2nd-kind 
cannot exist independently , it must be followed by another ambiguous pair. 
Therefore, if some ambiguous pairs exist in series, the last pair must be of 
the 1st-kind. Consider a series of ambiguous pairs as a group of ambiguou s 
pairs . The following theorem provides the nature 011 the existence of the 
ambiguous pairs . 
Theorem 1. If a fundamental mode sequential feedback control system 
operates in cyclic order then there exists one and only one ambiguous pair 
of the 1st-kind in a group of ambiguous pairs. This pair must be the last 
pair of this group. There also exists a non- ambiguous pair which immed-
iately precedes the first ambiguous pair of this g roup . 
Proof: Since each system operates i~ a cy clic order. i ts operation 
sequence can be expressed by a loop indicated by state numbers. Two 
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loops express a same m- state system with an ambiguous pair of the 1st-kind 
at states n and r as shown in Figur e 3 . On this figure. these two loops are 
so arranged that they have states n and r in a corresponding position. 
Since state n and r have the same feedback signal combination but different 
control signal combinations , the differ ent control signals will distinguish 
the same feedback combination at state n+l and r+l. States n+l and r+l are 
then made non- ambiguous . Therefore two states cannot be ambiguous if their 
immediate preceding states are an amb iguous pair of the 1st-kind. On the 
contrary, the two immediate preceding states to an ambiguous pair cannot 
be an ambiguous pair of 1st-kind . 
Since states n and rare ambiguous, states n-1 and r - 1 cannot form an 
ambiguous pair of 1st-kind. If states n-1 and r - 1 form an ambiguous pair 
of 2nd-kind, this pair can be combined together with the 1st-kind ambiguous 
pair at states n and r as a group. Then states n-2 and r - 2 may be either a 
non-ambiguous pair or an ambiguous pair of the 2nd-kind. Similarly, if 
states n-2 and r - 2 are ambiguous, states n - 3 and r-3 may be eithe1 .. a non-
ambiguous pair or an ambiguous pair of the 2nd-kind. 
Since states n -1 and r-1 are non- ambiguous , if we keep checking· at 
the two immediate preceding states to every ambiguous pair until a non-
ambiguous pair appears, we will stop somewhere before or at states n+l and 
r+l. Therefore , there always exists a non-ambiguous pair until a non-
ambiguous pair which is immediately preceding the first ambiguous pair of 
a group. 
11 
T he second step of the design is to find all ambiguous pairs contained 
in a system . According to Theorem 1 , this process can be carried out by 
fi rst finding the ambiguous pairs of the 1st-kind. Since the system is of 
the fundamental mod e . only one event can occur at each state, thereby only 
one control signal is required to be "on" at a time. If two states which have 
the same feedback combination but different control combinations , then the 
"on" contr ols at these two states must be different. Therefore . to find an 
ambiguous pair of the 1st-kind from two states which have a same feedback 
combination , we simply check whether the "on" control signals at the two 
states are different or not. Once an ambiguous pair of the 1st-kind is 
found , we can check for every two states which are immediately preceding 
these two states of ambiguous pairs in order to find the ambiguous pair of 
the 2nd-kind. 
When an ambiguou s pair is foun d . it is ass igned with a number and 
shown in the truth table (Table 1) . In this table . a circled nu mber 
expresses an ambiguous pair of the 1st-kind, and the numbers in the same 
rectangular frame belong to a same group. The number 2 states are 
ambiguous pairs of the 2nd-kind. 
2. 5 SECONDARY VARIABLES 
An "on" output (control) is said to be representable by the input feed-
back combination at this state if and only if this combination will not be 
repeated an any other state where this output is "ofrr . In a system, if every 
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output at each "on " state is r epresentable, this system is called a non-
ambiguous system . Obviously, if there is no ambiguous pair . the system 
is non-ambiguous . 
If an additional signal "on" at one state of an ambiguous pair and "offt' 
at the other can be obtained, then the combination of this new signal and 
original inputs at these two states can be made different . So these two 
states are now no longer ambiguous under the introduction of this additional 
signal . Such an additional sign al i s called a secondary variable. And , the 
two ambiguous states are said to be differentiable between each other by 
this secondary variable . Apparently, if enough secondary variables are 
found so that every two ambiguous states of the 1st-kind are differentiable . 
the ambiguous system will become non- ambiguous. The following two 
theorems relate the ambiguous pairs and secondary variables. 
Theorem 2. If the two preceding states immediate to a group of 
ambiguous pairs are non:-- ambiguous . there exists a secondary variable 
which can differentiate between every two ambiguous states of the first n 
ambiguous pairs (where n~ 1) . 
Proof: Let state pairs s+l and r+l, s+2 and r+2 •... , s+n and r+n, 
be ambiguous pairs of a same group, and also let states s and r be the 
non-ambiguous pair immediately preceding this group. As states s and 
r are non-ambiguous , their input combinations S and R must be different, 
so we can use S and R to set- r eset a flip - flop element. Since there is a 
change in an input signal between every two neighboring states, the input 
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combinations S and S+ 1 at s tates s and s+ 1 are different . Because states 
s+l and r +l are ambiguous, their input combinations S+l and R+l are the 
same . T his implies that the input combination S+ 1 is different not only from 
S but also from R . Therefore , the combination S+ 1 will not affect the flip-
flop , so that the flip - flop will remain set at state s+l. Similarly ,. R+l is 
different from both R and S , therefore the flip-flop will remain reset at 
state r +l. Hence the output signal of this flip-flop is "on" and "off'' at 
states s+l and r +l respectively . The ambiguous states s+l and r+l are 
then differentiable by this signal . Furthermore, if no input combination 
at any following state in this group is the same as either S or R,. the flip-
flop will remain set at states s+i and reset at r+i, where i = 2, 3, ... ,n. 
Then every two ambiguous states in this group are made differentiable 
between each other . 
If , however, two ambiguous states , say s+j and r+j , have a same in-
put combination as either S or R , the flip - flop will become set or reset at 
both states s+j and r+j. Since every two ambiguous states have the 
same input combination . from state s+j on, also from the state r+j on ,. the 
flip-flop will remain either set or reset, or change from set to reset, or from 
reset to set at both ambiguous states . Therefore, the output of the flip-flop 
can no longer be used to differentiate any ambiguous pair afte1• the ambigu-
ous states s+j and r +j . 
Theorem 3. Any two ambiguous states of the 1st-kind can be made 
non-ambiguous by obtaining secondary variables through the set-reset of 
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flip - flop elements with p airs of feedback signal combinations together wi th 
some p reviously obtained secondary v ariables. 
Proof: From Theor em 2, we know that a secondary variab le may not 
be able to differentiate between every two ambiguous states of a group of 
ambiguous pairs . But since this secondary variable can differentiate the 
first n ambiguous pairs , it can ther efore r educe the number of ambiguous 
pairs in this group. If we now combine this secondary variable together with 
the feedback signals as circuit inputs , the immediate preceding states to 
the reduced group may become non- ambiguous. Therefore . another second-
ary variable can be obtained to differentiate between the first n ambiguous 
pairs of the reduced group , where n~ 1. Since the number of ambiguous 
pairs is finite, by repeating this reduction process every two ambiguous 
states in this group can be made non- ambiguous . 
Through Theorems 1 , 2, and 3 , we h ave demonstrated that the state 
diagr am method is able to s olve any systems involving fundamental mode 
sequential feedback circuit. We know also from the above discussion that 
before the two states of an ambiguous pair of the 1st-kind are to be differ-
entiable between each other , the two states of each ambiguous pair of the 
2nd- kind in the same group must be made differentiable between each other . 
Therefore, although only the two states of each 1st-kind ambiguous pair are 
required to be differentiated between each other. we must be able not only 
to differentiate between the two s tates of an ambiguous state pair of the lst-
kind but also the 2nd-kind in the system. 
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In order to clearly classify the systems let us d efine the secondary 
variables which are obtained b y only using the combinations of feedback 
signals ·as set-reset signals as first order secondary variables . These are 
obtained by using the combinations of feedback signals with some other 
secondary variables as set-reset pairs as second order secondary variables . 
Under this classification, a system requiri_ng~ no second~ _variable sh~_l_ b e 
called a first type system. A system containing only second kind secondary 
-·---- -------~ ..... _ ... _. -
variables shall be called a second type system . A system that requires 
both first and second order secondary variables shall be called a third type 
system (henceforth 1st-order, 2nd- order , 1st-type, 2nd-type. and 3rd-type 
w~ll be used instead of first order, second order , first type, second type. 
and third type) . 
2 . 6 FEEDBACK COMBINATIONS AND REDUNDANT VARIABLES 
We have thus far used the words "feedback signal combination at a 
state" several times . This terminology represents the combination of feed-
back signals at a certain state. From now on. we will also use another 
expression "a possible feedback signal combinationn. For example , the 
feedback signal combination at state 1 in our hypothetical system is 
F1F2F3F4F5F6 . But if F2=Fl, F4=F3. and F6=F5 , this combination can then 
be expressed by F1F3F5. A possible feedback combination at state 1 can 
be any of the combinations: F l , F3 , F5, FlF3, . . . • or F1F3F5 . Since only 
three of the · six feedback signals are, independent, all possible feedback 
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signal combinations in this system ar e F l , F2 , ... , F6 > F1F3, •..• F4F5, ... , 
F1F3F5 , . . . , and F 2F4F6. If a secondary v ariable Yl can differentiate 
between every two ambiguous s tates that can be done by another s econdary 
variable Y2 , but not vice versa, then Y2 is a redundant secondary variable 
with respect to Yl . However , if Y2 can also perform the function of Yl, 
let us assign Sl and S2 as the number of logic elements which are required 
to generate Yl and Y2 respectively; when Sl< S2, then Y2 is a redundant 
secondary variable, when Sl=S2, then either Yl or Y2 can be redundant. 
The number of logic elements required for generating a secondary 
variable depends on the type of elements being selected. For instance . if 
we use F1F3F5 and F2F3F6 as a set-reset pair, we may need four 2-input 
AND elements to obtain the set- reset signals with (F1F3)F5 as set and 
(F2F3)F6. as reset, or we need two 3-input NOR gates by using Fl+F3+F5 
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as set and F2+F3+F6 as reset . In order to make the numbers of required 
logic elements comparable , we assume that the number of logic elements 
required for a secondary variable is proportional to the number of signals 
presented in the set- reset pair . For example, the number of signals 
in the set-reset pairs F1F3F5-F2F3F5 is 6 while in F1F3-F2F4F6 it is 5 , 
therefore we say the former secondary variable needs more logic elements 
than the latter . Each feedback or secondary signal in a set-reset pair is 
called a component signal of this pair , 
2. 7 TECHNIQUES FOR OBTAINING SECONDARY VARIABLES 
If no ambiguous state pair exists in a system, the state diagram 
consisting of feedback and control signals can be formed directly to obtain 
the control equations. On the other hand, if there is an ambiguous pair. 
there is a secondary variable. Several different techniques are available 
for obtaining sufficient secondary variables according to different selections 
of set- reset pairs . 
(1) Fast Design . 
This technique uses the feedback signal combinations at the two 
immediate previous states of a group of ambiguous pairs to set-reset a 
flip-flop element. It has been proven in Section 2. 5 that this technique 
can provide a sufficient number of secondary variables. 
In order to make a comparison among secondary variables so that 
redundant secondary variables can be r emoved . th.e logic condition of 
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every variable at each state must be shown clearly. So we find secondary 
variables with the aid of a state diagram as shown in Figure 4.a. In this 
figure, 'the first row shows the index number of each state ; the second row 
exhibits the feedback combination at each state (135 represents F1F3F5); 
from the third row on , each row presents the information about the 
indicated secondary variable. 
The process of obtaining each secondary variable begins with the 
indexing of the feedback signals which will be used as a set-reset pair 
below the words "SET" and "RESET" . With these signals, we can set-
reset a flip-flop element through a complete cycle. Let us indicate the 
logic "on" or "off" condition of this variable at a state with a high or low 
level segment then set aside the index number of these ambiguous pairs 
whose two states can be differentiated between each other by this variable. 
Repeating this process for each gr oup , we can find sufficient secondary 
variables of the 1st-order . 
Once every secondary variable for each ambiguous group is found , 
we can eliminate r edundant variables among them according to the defini-
tion of redundant variables . 
After that, each necessary variable is assigned an index number. 
Secondary variables are designated by odd index numbers similar to 
those of feedback signals. Therefore , on the state diagram , only Yl ,Y3 , 
... , appear while Y2 , Y 4 ••• , will be used to indicate the inverse of Y 1 , Y 3 • 
. . . , respectively. If some ambiguous groups still exist, we shall combine 
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the feedback signals at the two immediately previous states to the group 
together with a secondary variable which has different logic conditions at 
these tWo states as a set- r eset pair to get another secon~ary variable. 
Then, eliminate the redundant variables among the new secondary 
variables , and r epeat this process until sufficient secondary variables 
are obtained so that every two ambiguous states in this system can be 
made differentiable between each other . 
(2) State Diagram Method 
As discussed in the above example, the feedback combinations at states 
2 and 7 can be used to set- reset a flip - flop element so that a secondary 
variable can be obtained in order to differentiate state 1 from state 3. 
However, these two combinations are not the only pair known to perform 
this function. This can be seen if we assign the logic conditions of a 
secondary variable at states 1 and 3 as "on" and "off" respectively by 
high and low level solid segments as shown in Figure 4. b • and choose a 
pair of feedback combinations at two different states to set- reset a flip-
flop . We can obtain three different pairs of combinations that can be 
used to form a secondary variable for generating the desired logic con-
ditions at states 1 and 3. Because of the bistable characteristic of the 
flip-flop elements, if we assign the logic condition of a secondary variable 
at state 1 as "off'' and 3 as "on" there is no additional pair of feedback 
combinations other than the above three that can be found to obtain a 
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secondary v ariable in order to meet the required logic conditions. There-
fore, these three secondary variables are all that we can find. Their logic 
conditions are shown with dotted segments in Figure 4. b. Similarly. we 
can find three different pairs of feedback combinations to obtain a second-
ary variable in order to differentiate between the ambiguous states 6 and 
8 . 
But it is not impossible to find any set-reset pair for the ambiguous 
states 2 and 4 . Therefore, we know a 2nd-order secondary variable is 
required for this ambiguous pair. This system is then of the 3rd-type. 
Next we shall eliminate all redundant variables among these six lst-
order secondary variables . We find that the secondary variable with 
F1F3F5-F2F4F6 as set- reset pair is all that we need for both ambiguous 
pairs of states 1 and 3 and states 6 and 8 . Considering all previously 
obtained but not eliminated secondary variables together with feedback 
signals as input signals and repeating the same process as outlined above 
for obtaining the 1st-order secondary variables, we can find all necessary 
2nd-order secondary variables as shown in Fig'tlre 4. b. 
Comparing this process with the p revious method, we can see that 
this method may be a little more time consuming but results in fewer 
secondary variables . 
(3) Computer Aided Design 
Besides the feedback combinations at eight operating states, there 
still exist many possible feedback combinations. This means that there 
are some more set-reset pairs available in this system. Figure 4. c 
shows two simple set- r eset pairs with which every two ambiguous states 
can be differentiated between each other . But generally, it takes extra 
design time to find such simple set- r eset pairs . So the method using all 
possible feedback combinations as set- reset pairs is used only in the 
computer aided design to be discussed in Chapter 6. 
In order to achieve the proper function of each secondary variable, 
the initial condition of every flip - flop element must be considered . 
Therefore , if a flip - flop element is not activated at the initial state, 
then it must be initialized by the system start signal. For example , 
the set of Yl and reset of Y3 in the fast design method , the set of Yl 
in the state diagram method , and the set of Yl and reset of Y3 in the 
computer aided method must be initialized . 
2 .8 CIRCUIT EQUATIONS 
Once all necessary secondary variables are obtained , they can be 
combined with the feedback signals and control signals to form a state 
diagram as shown in Figure 5 . Since F2=Fl, F4=F3. and F6=F5, only 
Fl, F3 , and F5 are needed on the diagram . Let us use solid segments 
on the diagram to represent logic 11 on 11 or "off" conditions and dott ed 
segments to stand for "don 't-care11 conditions . 
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We shall now proceed to find the control equations by examining the 
state diagram. By observation , we can find the simplest input combination 
at state 1 to represent the control si~nal Cl which is FlF3 . Similarly, the 
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simplest combinations for Cl at states 3 and 4 are F1F3 and F3Y3 re-
~ 
spectively . If we underline a combination which represents the "don' t-
care" states s the logic equation of Cl can be expressed as : 
Cl=F1F3+F3Y3 
Similarly, we can get the following: 
C2=F1Y3+F3 
- -- -C3=FlY3+F3Yl+F5 
C4=F1F3+F5Y3 
C5=F1F3Yl 
C6=F3+Yl+Fl 
From the state diagram of Figure 5, we can see that if each "don't-
care" condition of every control signal is considered as an "on" condition. 
then Cl and C2, C3 and C4, and CS and C6 become complementary pairs. 
Therefore, the control circuit for Cl and C2 can be built in several ways: 
Cl=F1F3 
--C2=F1Y3+F3 
or Cl=F1F3+F3Y3 
C2=Cl 
or Cl=C2 
C2=FlY3+F3 
Apparently , the third set of equations i s the simplest and therefore 
can be adopted together· with the following selection of C3 , C4, CS, and 
C6 to build the contr ol circuit. 
C3=F1Y3 
C4=F5Y3 
C5=C6 
C6=F3+Fl+Yl 
Note that simpler solutions for C3 and C4 can be found by not observing 
the above restriction . 
2 . 9 EXTERNAL CONTROLS AND CIRCUIT 
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In this system , a start control is required to initiate the operation. an 
emergency stop control is needed to halt the operation and retract all 
cylinders immediately , and a cycle stop control is required to stop the 
operation at the end of the cycle when the cylinders are all retracted . 
Since the operation begins with the extension of cylinder l , the function 
of the start control can be achieved if we r estrict the extension of cylinder 
1 to the condition that the control signal C 1 and the start control Xl are 
both "on" . Analyzing the function of the emergency stop control , we can 
assume that the emer gency stop signal X2 will turn on the control signals 
C2, C4, and C6, and turn off the control s ignals Cl, C3, C5 . As to 
the cycle stop control , let us consider that the appearance of this signal 
will turn off the start signal X 1. Further, we must find an auxiliary 
signal W in the system which is "off11 at the initial state and "on" at 
all other states where C 1 is "on" . Then, the cycle stop control can be 
achieved by extending cylinder 1 in the situation that C 1 AND (W OR Xl) 
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is 11 on11 • That is , when the cycle stop is applied, the ex.tension of cylinder 
1 at the initial state is prevented because both signals W and Xl are "off''. 
But at othe~ states cylinder 1 can still be extended because of the exis-
tence of signal W . The arrangement of these external controls according 
to the above discussion is shown in Figure 6. 
In the hypothetical system, the secondary variable Yl can be used 
as the signal W. If the signal W cannot b e found , we have to generate 
one as we did for secondary variables. Since the requirements for 
external controls are different for different systems, the design of these 
controls will not be included in the computer program in order to 
maintain its generality. 
With the addition of the external controls. the final equations become 
C=C2 (Yl+Xl) 
C2=F1Y3+F3+X2 
C3=F1Y3X2 = Fl+Y3+Y2 
C4=F5Y3+X2 
C5=C6 
C6=Fl+F3+Yl+X2 
' 
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2 .10 HAZARD FREE CIRCUITS 
The signal transmission is a function of fluid. impedance which in 
turn is a function of the area and shape of the tubing cross section . 
and the length and material of the transmission line. Without care-
fully considering the transmission impedance, a circuit may contain 
signal hazards . The detection of hazards in circuits is not an easy task. 
However , possible signal hazards in circuits designed according to the 
state diagram method can be located and removed. 
Consider a system which contains two inputs I1 and I2 whose logic 
conditions change between the two same two states, say 3 and 4, as shown 
in Figure 7. Because the transmission conditions of 11 and I2, such 
as source pressure , fluid , impedance, etc. , can hardly be the same . 
the probability for 11 and I2 to change simultaneously is almost nil. 
That is, the change of I1 will either lead or lag the change of 12 as 
shown in Figure 8 . This non- simultaneous change of I1 and 12 becomes 
the source of a signal hazard. According to the components selected , the 
signal hazards can be classified into two kinds: one is produced by 
employing AND elements, and the other by OR gates. 
(1) Hazards in AND Gates 
Consider a state diagram (Figure 9) in which the output signal 01 
is 1112 . When the change of Il leads that of 12, a signal hazard between 
states 3 and 4 occurs as indicated by Figure 10. One way to remove 
, 
this hazard is to delay the transmission of Il so that the change of I1 
is always lagging behind the change of 12 . In Figure 11, an R- C circuit 
is used to delay the arrival of I1 . 
(2) Hazards in OR Gates 
Let us consider another state diagram (Figure 12) where 01=11 +12 . 
If the change of I1 leads that of 12, a hazard between states 3 and 4 
will be produced as shown in Figure 13. The same R-C circuit to delay 
the input signal I1 as used before can remove this hazard as shown in 
Figure 14 . 
From the above discussions, we know that signal hazards can be 
produced when some input signals to a logic gate change their logic 
conditions with different time delays . These hazards can be removed 
by using the R -·C circuits. 
Let us check the state diagram of the hypothetical system in Figure 
5. We notice that the logic conditions of Fl and Y3 change between 
states 2 and 3 , so a pulse signal may be created by the combination 
FlY3 in the C3 circuit. Therefore , Y3 must be delayed . Similarly , 
an R -C circuit is added to the C4 circuit to prevent a possible hazard 
from happening by using a combination of F5 and Y3 with an AND gate 
between states 6 and 7. The hazard free circuit is shown in Figure 
15 . The subcircuit shown in the dotted enclosure represents the main 
circuit which generates the control signals . The subcircuit above 
the enclosure r epresents the external control . while 'that on the left 
is used to generate necessary secondary variables. 
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TABLE I 
A TRUTH TABLE 
State Fl F2 F3 F4 FS F6 I Cl C2 C3 C4 cs C6 Control Amb. Er· 
1 1 0 1 0 1 ~ l ~ . 0 0 ¢ 0 ¢ Cl r-2-: I 
·m· 2 0 1 1 0 1 1 0 ¢ 0 ¢ C2 : .. 1 .~ 
3 1 0 l 0 1 0 1 0 0 ¢ 0 ¢ Cl :2-: 
4 0 1 1 0 1 0 ¢ 0 1 0 0 ¢ C3 ~CD: ! ___ _ • 
5 0 1 0 l 1 0 0 1 ¢ 0 0 ¢ C2 
6 1 0 0 1 1 0 0 ¢ ¢ 0 l 0 cs @ 
7 l 0 0 l 0 l 0 ¢ ¢ 0 0 1 C6 
8 I 1 0 0 1 1 0 0 ¢ 0 1 0 ¢ C4 @ 
2 
m n 
• 
r 
1 •' m 
Figure 3. The operating loops 
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1 ry 
J' e-o ~ ~rct" ~ . I 
1.- I /..- \ f I \ . .t"'-.,..._ ~ ~ \.•() 
State 1 r2 3 4' 5 6 7 8 r _ x ec ~ 
Feedback 135 235 135 235 245 145 146 145 , Set Res et Amb. pr. 
Yl _J 145 
Y3 245 
Y5 I35Yl 
(a) The fast design method 
State 1 2 3 4 5 6 7 8 
Feedback 135 235 135 235 245 145 146 145 Set 
--: r----------_.-___ 145 
-----------------' Yl --:_ ______ ____________ J---------- 146 
--L __________ J-- - - - - -- - ------ --- 245 
--- --- - -- - - - - - _ ___ 1 ___ __ --: __ . - - - 245 
___ _ s------- - ----- ----, ________ 235 
------- ------------- ---- -L____ 135 
Y3 ------· -!_ _________ _____ _ _ _ ___ __ ___ l35Yl 
(b) The state diagram method 
1 2 3 4 5 6 7 8 
135 235 135 235 245 145 146 145 
State 
Feedback 
Yl ~~~~~~ 
Y3 L __ _ 
(c) The computer aided. method 
. • ti .. 
Set 
6 
lYl 
235 2 
146 3 
135Yl l 
Reset Amb. pr. 
235 2 
235 2,3 
235 2 
146 3 
146 2,3 
146 3 
135Yl 1 
Reset Amb. pr. 
2 2,3 
6 1 
Figure 4. The state diagram for secondary variables 
State 
Fl 
F3 
FS 
Yl 
Y3 
Cl 
CZ 
C3 
C4 
cs 
C6 
l 2 3 4 s 6 7 8 
--i___J--i__ 
.--- ,&· - -~ - - - ..  
~--' L-- ---~~--------~~ 
r-----.- -- - - --- --- - - - -- ----
.---1.- -- --- --- - - -- --· ··- -· --------~ ~- -- -------- ----- -'---~ 
----------- ---- -- - --. 
----------- --- -- --- --- ----- ---, .---,,-------
,__ _ __, ~-~---
Figure 5 . The state diagram for output equations 
Cycle 
Start Stop w Cl 
...J""L --- --...--- ..n... 
Emergency 
Stop 
~---- ..rt... 
To turn on C2, C4, C6 
X2 and tum off Cl, C3, CS 
Figure 6 . An external control circuit 
To e.ntend 
-;,.,. 
- Cylinder l 
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State 
11 
12 
3 4 3 4 
___r-
_ _ _.r- -
Figure 7 . Simultaneous change of logic conditions of two input signals 
State 
11 
12 
3 4 - ----
--:--i.__ 
-----i_J_ 
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Figure 8 . Non--simultaneou s change of logic condition s of two input signals 
State - --- -- - --- - - 3 4 -- - - - - - -- - --
11 . ~
12 ----i___ 
01 
Figu re 9. An ideal s tate diagr am of an AND gate 
State -- ---- - - -- - - 3 4 - -- -- - -- - ---
11 __J- : 
12 ---:--L_ 
I ' 
I < 
I 
01 _n_ 
Figure 10. A r eal state diagram of an AND gate 
01 
Figure 11 . An R-C time delay circuit for an AND gate 
State -------- --- - 3 4 --- ---------
11 ~
12 _ _r-
01 
Figure 12 . An ideal state diagram of an OR gate 
State - - - - -- ----- - 3 4 ----- - -- - ---
11 --1-.--,--
12 __J_J-
' ' 
' ' I I 
01 --t_J--
Figure 13 . A real state diagram of an OR gate 
Il 
12 
01 
Figure 14. An R-C time dela.y circuit for an OR gate 
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St. C.S. 
__,...,_ - ..--t--_..,.__ ..ri... 
E.S . 
r----- ---- -- ---- -- -- - - .-·----- - ·---- ------- -, 
' I . 
' 
' 
F~- F 4 _.__,___, 
I 
:~, 
.------.--ds 'Li14J· 
I 
' I d6 
I I 
I I 
L - - · ·- - ·- - - - - • - - • - - --- - - - - - - - - - - -- - - - --- - - • 
Figure 15. A fluidic control circuit for the hypothetical three-
cylinder system designed by the computer aided method 
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CHAPTER III 
SOME PRELIMINARY DISCUSSION ON THE PROGRAM 
The computer program for designing sequential control circuits 
presented in this thesis is developed by using FORTRAN IV language on 
an IBM 1130. The complete program with printout is shown in Appendix 
A while flowcharts and data cards are shown in Appendix B. 
The meaning of variables contained in the program and the dimensions 
of the subscripted variables in the program are listed in Appendixes C 
and D . All variables except the alphameric strings are defined in the 
integer field . 
Data required in this program are: (1) seven alphameric strings 
tipn, "C" , "Y", "ON" , "DONT" , "SOME", and "NO" which are used 
respectively to express the feedb ack signals, the control signals > the 
secondary variables , the logic "on" conditions, the "don't- care" condi-
tions and some or no ambiguous state(s) in the system; (2) the numbers 
of cylinders and operating states in the system; (3) the logic conditions 
of feedback signals as discussed before. Since a bistable condition exists 
at each cylinder, only Fl, F3, F5, . . . , are needed. Also required is 
( 4) a blank card to indicate the end of data. 
In Figure 24, data cards for three systems of different types are 
illustrated. The first card is used for the seven alphameric strings -
each string occupies four columns . The second card indicates the number 
of cylinders and the number of operating states of the first system in 
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logic conditions of feedback signals each of which consists of one feedback 
signal with two columns per state . For the second system , the next card will 
express the number of cylinders and the numb er of operating states of 
the second system , and then the logic conditions of independent feedback 
signals , Similarly , the following cards provide the same data for the third 
system . The last card, a blank card, will give an "END" command to the 
computer operation system . State diagrams, logic equations, and control 
circuit diagrams of system 1 and 2 are shown in Appendix E while that of 
system 3 are contained in Chapter 2 . 
CHAPT ER IV 
A SUBPROGRAM - 11 SIMP" 
4 . 1 INTRODUCTION 
Let us consider a system which contains NN ambiguous pairs and 
NP secondary variables . If an array MD (l ,J ) is formed such that the 
row elements in the Ith row are the index numbers of the secondary 
variables that can be used to differentiate the two states of the Ith 
ambiguous pair , then a set of secondary variables can be obtained by 
taking a secondary variable for each r ow of the array MD, thus making 
all the NN ambiguous pairs differentiable . 
A program which can s elect the simplest set is developed in this 
chapter. 
4. 2 A SET OF SECONDARY VARIABLES 
Let A (I) be the number of total row elements in the Ith row of the 
array MD , (I ,J) as shown in Table II. From this table we know we 
are able to define all possible sets of MD (1,B (1)) , MD (2 ,B (2)) , ... , 
MD (NN ,B (NN)) in terms of B (I) 'sin the DO loops. 
DO 100 B (l)=l ,A (1) 
DO 100 B (2)=1,A (2) 
DO 100 B (NN)=l ,A (NN) 
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100 CONTINUE 
There are NN DO statements in this program each of which is written 
for an ambiguous pair . If the number of ambiguous pairs changes. the 
number of DO statements will change accordingly . Therefore, before 
using this program we must know the number of ambiguous pairs. How-
ever, it is impossible to know this number in an unsolved system. So 
further d evelopment to cover thi aspect in the program becomes desirable. 
If the above program is used to solve a system with NN=3. A (1) =2. 
A (2)=2. A (3)=3, the combinations of B ( 1), B (2), and B (3) can be listed 
as shown in Table III . From this table we can develop a rule for the 
change of B (1), B (2) and B (3) from one loop to another. 
(1) IF B (I)<A (I) , then B (I) changes to B (l)+l, and GOTO (3) 
IF B (I)=A (I). then B (I) changes to 1, and GOTO (2) 
(2) IF I> l , then I changes to 1- 1. and GOTO (1) 
IF I=l, then GOTO (4) 
(3) Change is performed 
( 4) All loops have been executed, stop. 
With this rule, if we have B (1), B (2), and B (3) in a loop, we can 
find out B (1), B (2), and B (3) in the next loop. Therefore, start with 
B (l)=B (2)=B (3)=1 and apply this rule repeatedly to obtain all possible 
combinations of the B (I) 1s . This process can be programmed as follows: 
DO 100 I=l ,NN 
100 B (I)=l 
110 --------- --- ------- ----
I=NN 
190 IF(B(I) -A(I))200 , 210,200 
200 B (I)=B (I)+l 
GOTO 110 
210 B (I)=l 
I=I-1 
IF (I) 190, 220 , 190 
220 END 
This is a general program developed for any number of ambiguous 
pairs. 
4 . 3 THE SIMPLEST SET OF SECONDARY VARIABLES 
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According to the definition of the redundant secondary variables, the . 
simplest set consists of a minimum number of variables. If two sets have 
the same numbe1' of variables, the one containing a larger amount of 
component signals in the set- reset pairs is redundant. 
Consider a set of secondary variables whose index numbers are 
MD (l ,B (1)), MD (2 ,B (2)), . .. ,MD (NN ,B (NN)). If the secondary 
variable with index number MD (1 ,B (1)) is different from any other 
secondary variables in this set, then MD (1 ,B ( 1)) must be different 
from any other MD (l ,B (I)). That is ~ all the differences MD (l ,B (1) )-
MD (2 ,B (2) ) , MD (1,B (1 ) ) -MD (3 ,B (3)) , .. . ,MD (l ,B (1) )-MD (NN ,B (NN) ) 
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must not be equal to zero . Ther efore, the number of secondary variables 
in a set can be found by applying this rule . 
A variable E (I) is used in the p r ogram to represent the number of 
component signals for a secondary variable with index number I , so 
we can compare the amount of component signals between two sets of 
variables when these two sets contain the same number of independent 
variables. 
4 .4 ANALOGY BETWEEN THE CHOOSING OF SECONDARY VARIABLES 
AND THE CHOOSING OF OUTPUT EXPRESSIONS 
If every "on" or "don 1t - care11 state of a control signal in an operating 
cycle is r epresentable by some input expression, we can assign different 
expressions with different index numbers, and form an array MD (I ,J) in 
a manner such that elements in the Ith row of this array are the index 
number s of the expressions which can represent the signal at the Ith 
state , Then there is an analogy between obtaining· the simplest set of 
output expressions to represent a control signal at every "on" and "don't-
care" state versus the obtaining of the simplest combination of the second-
ary variables to differentiate betwee_n every two ambiguous states . 
Therefore, the above p rogram is written as a subprogram that can be 
called upon for either case . 
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TABLE II 
ELEMENTS OF ARRAY MD (I ,J) 
Ambiguous pair Reference number of secondary variable 
1 MD(l , 1), MD(l, 2), ••••• , MD(l ,A(l)) 
2 MD(2, 1), MD(2, 2), •••• • , MD(2, A(2)) 
NN MD(NN, 1), MD(NN, 2), •• , MD(NN, A(NN)) 
TABLE III 
CHANGES OF B (I) 's 
Loop B(l) Bi2)1 B(3) Change 
1 1 1 
2 1 ~ I 2 13: 1-2 . 3 1 3 13: 2 - 3. 
4 1 2 l 13: 3-1; 12: 1-2. 
5 1 2 2 13: 1- 2. 
6 1 2 3 13: 2-3. 
7 2 1 1 13: 3-2; 12: 2-1; 11: 1-2. 
8 2 1 2 13: 1-2. 
9 2 l 3 13: 2-3. 
10 2 2 1 13: 3 - J.; 12: 1- 2. 
11 2 2 2 13: 1 - 2. 
12 2 2 3 13: 2-3. 
CHAPTER V 
FEEDBACK AND CONTROL SIGNALS 
5 . 1 INTRODUCTION 
Although the necessary data needed in the state diagram method 
are the logic conditions of each feedback and control signal, the existence 
of some logic relationships between the feedback signals and control 
signals requires only the logic conditions of the independent feedback 
signals to enter as inputs to the program. These logic relationships are 
presented in this chapter . 
5. 2 FEEDBACK SIGNALS 
Let F (I) and F (J) be two feedback signals associated with the same 
cylinder and let F (I ,K) and F (J ,K) be the logic conditions of F (I) and 
F (J) at state K, then the complementary condition between F (I) and F (J) 
can b e written as : 
F (I ,K) =l -F (J ,K) 
Therefore , if the logic conditions of F(l), F(3), ... ,F(2*NC-1), are 
given, where NC is the number of cylinders in this system, then the 
logic conditions of F (2), F (4) , . . . • F (2*NC), can be obtained. 
5. 3 CONTROL SIGNALS 
If we define the logic conditions of the control signals in the integer 
field , and let "O" , "1" , and 11 2" express the logic conditions 11 off'' , 
"don't- care" , and 11on 11 r espectively , then the truth table (Table l) of 
the hypothetical system can be redon e as Table IV . From this table, 
logic relationships b etv.reen the feedback and control s ignals can be 
found as follow s : 
( 1) If F(I ... T)=l , F(!,K) =O, then C (I,J ) =2 
(2) If F (1 , .. T) =l , F (I ,K) :::: l , then C (I ,J)=O 
(3) If F(I ,J )::;Q, F(I , K) -' l , then C(I ,J)=O 
(4) If F (I ,J) =O, F (1 ,K)=O , them C (I ,J) :: l 
where state K is next to state J, These relationships can be formulated. 
as the following equ ation: 
C (I ,J)= (F (I ,._T)+F (1 ,K) +l) * (1- F (I ,K) ) 
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From this equation , if the logic conditions of the feedback signals are 
known , the logic eondHions of the control signals can be found. 
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TABLE IV 
A TRUTH TABLE 
State, F l F2 F3 F4 FS F6 Cl C2 C3 C4 C5 C6 
1 1 0 l 0 1 0 f 0 0 1 0 l 
2 0 l 1 0 1 0 0 2 0 l 0 1 
3 l 0 1 0 1 0 2 0 0 1 0 1 
4 0 1 l 0 1 0 1 0 2 0 0 l 
5 0 l 0 1 1 0 0 2 1 0 0 l 
6 1 0 0 1 1 0 0 1 l 0 2 0 
7 l 0 0 1 0 1 0 1 1 0 0 2 
8 1 0 0 1 1 0 0 1 0 2 0 l 
CHAPTER VI 
AMBIGUOUS STATE PAIRS 
In Chapter 2 , ambiguous pa' r s have b een classified into two k inds . 
This classification simply makes it easy to find the ambiguous pair s . 
After each ambiguous pair has been located. all we have to do is to find 
a secondary variable to differentiate the two ambiguous states from each 
other. Therefore , it is no longer necessary to distinguish these two kinds 
of ambiguous pairs . 
Let NF=2*NC be the total number of the feedback signals (also , the 
number of control signals). F rom the truth table (Table IV) . if states I 
and J have the same logic combination of feedback signals • then 
NF 
2: IF (K .I)-F (K ,J)I =O 
K=l 
Also, if they have different logic combinations of control signals th.en 
NF · 
L jccK,n -ca< ,J)lt:o 
K=l 
Ther efor e, the definitions of ambiguous p airs can be written as follows : 
(1) If states I and J are ambig11ous states of the 1st-kind, then 
NF 
l: IF(K ,I) - F (K,J),=O 
K=l 
and 
NF I c (K 'I) -c (K • J) i t:O , I 
K=l 
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(2) If s tates I and J are ambiguous s tates of the 2nd-kind. then 
NF , 
L j F<K,I) -F(Ks~nj =o 
K= l 
and 
NF 
I 
K=l 
where states M and N are the next states to states I and J respectively. 
With the aid of these definitions, a program to obtain the arnbigu-
ous p airs can be developed . 
CILAPTER VII 
SET - RESET PAIRS 
7 . 1 INTRODUCTION 
A secondary variab le can be obtained by the set-reset of a flip - flop 
element with a pair of input combinations . This chapter describes a 
computer program for finding all possible set- reset pairs. 
7 . 2 THE SET - RESET PAIRS FOR THE lST-ORDER SECONDARY 
VARIABLES 
A set or reset signal for a 1st- order secondary variable is composed 
of certain feedback signals , There are six feedback signals in a thr ee-
cylinder system . By considering the bistable conditions, only three 
signals out of the six ar e independent. Therefore, let F (0) express a 
pseudo·-signal , i . e, , "nothing" . Therefore , a set or reset signal can con-
sist of three feedback sign als . The first feedback signal is either F (1) or 
F (2) or F (0), while the second feedback signal is either F (3) or F (4) 
or F (0), and the third feedback signal is either F (5) or F (6) or F (0) . 
This i s shown i n T able V . 
Let us use MC (1, 1) , MC (1 , 2), MC (1 , 3) and MC(2,1), MC (2 ,2) . 
MC (2 ,3) to express the index numbers of the first ,, second and third com-
ponent signals in a set- reset pair . Then all possible set-reset pairs 
can be shown in Table VI. 
Since a component signal in a s':t or reset signal has three possible 
selections, we may consider each component signal as a digit in the 
ternary system . Also b y tr eating a s et or reset signal as a ternary 
number , we can re--formulate Table VI to Table VII . Moreover, if we 
transfer these ternary numbers to th decimal field , we can obtain 
Table VIII . 
The " 011 in Table VIII means 11 0 0 011 in Table VI. It indicates the 
feedback combination F (0) *F (0) *F (0). Since F (0) means "nothing" . so 
does the combination F (0) *F (0) *F (0) . Therefore. any set-reset pair 
containing this combination as a set or reset signal is "meaningless" . 
Besides , if a set-reset pair is composed of the same signal for use as 
both set and reset , such a s (1-1), (2-2),., (26-.. 26). then the output 
signal of the flip - flop element becomes unstable . Furthermore . if we 
use (1-2) to set- reset a flip - flop , the output signal of another flip flop 
set-reset by (2-1) is redundant , By removing all the above set-reset 
pairs , we can simplify Table VIII to T able IX . 
Since a decimal number can be transferred to the ternary field, 
we can convert a pair of decimal numbers to their corresponding feed -
back combinations , Therefore, all possible set- reset pairs can be 
obtained by finding their corresponding decimal number as shown on 
Table IX. 
7. 3 THE INAPPLICABLE SE'I - RESET PAIRS 
When the logic conditions of a pair of set and reset sign als are 
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b oth "on" at a certain s tate , the output s ignal of the associated flip-flop 
becomes u nd efined . This type of set-reset pairs shall be r emov ed . 
Let T (1,k)-T (2 ,k ) be the logic conditions of a set- r eset pair- at 
state K . If b oth s et an d reset signals ar e "on 11 at this s tate . then 
T (l ,k) *T (2 ,k ) is equal to 1 , otherwise it is equal to 0. Therefor e, 
the inapplicable set--reset pairs can b e detected and removed. 
'l , 4 T HE SET --RESET PAIRS FOR THE 2ND-ORDER SECONDARY 
VARIABLES 
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The process for finding the 2nd- order secondary variables is the 
same as that used for finding the 1st- order secondary vari ables when we 
consider all previously obtained but not removed secondary variables 
together with feedback signals as circuit inputs as was discussed in 
Section 2 . 7 . Therefore the above dis c..'Ussion is valid for b oth 1st-order 
and 2nd-order variab les. 
TABLE V 
THE COMPONENT SIGNALS OF A POSSIBLE SET-RESET PAIR 
Signal l 
Signal 2 
Signal 3 
Signal l 
MC(l , 1) 
0 
0 
0 
0 
0 
0 
SE T 
F(O), or F( l ) , or F(2) 
F (O), or F(3), or F(4) 
F(O), or F (S), or F(6) 
TABLE VI 
RE S E T 
F (O), or F (l). or. F(2) 
F(O), or F(3). or F(4) 
F(O), or F(S), or F(6) 
ALL POSSIBLE SET - RESET PAIRS 
SET RESET 
Signal 2 Signal 3 Signal 1 Signal 2 Signal 3 
MC{ l , 2) MC(l , 3) MC{2, 1) MC(2, 2) MC(2, 3) 
0 0 0 0 0 
0 0 0 0 5 
0 0 0 0 6 
0 0 0 3 0 
0 0 0 3 5 
0 0 0 3 6 
0 0 0 2 4 6 __ . _ __.. __________ ......... ______ ,..__ ..._.._, _________ __, _____ , _, _ _,, __ , ___ ... __ 
0 0 5 0 0 0 
0 0 5 0 0 5 
0 0 5 0 0 6 
0 0 5 2 4 6 
,,_,,_ ____ .__L--·· -~ o.u-.... ---.. • .___.. .. . _., .__, __. .... ,.. ___ ,,.. ___ ..., '<.-~ ....... -- · -- - ...... _ ._ .• __ .. ,_ _ __. ..._ . .... _ ,... .. _,,. _ .. _ _____ _ 
2 
2 
2 
4 
4 
4 
6 
6 
6 
0 
0 
2 
0 
0 
4 
5 
6 
6 
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TABLE VII 
ALL POSSIBLE SET -RESET PAIRS 
EXPRESSED IN T ERNARY NUMBERS 
SET RESET 
Signal 1 Signal 2 Si gnal 3 Signal 1 Signal 2 Signal 3 
MC(l, 1) MC(l , 2) MC(l , 3) MC'(2, 1) MC(2, 2) MC(2, 3) 
0 0 0 0 0 0 
0 0 a 0 0 I 
0 0 0 0 0 2 
0 0 0 0 1 0 
0 0 0 0 1 I 
0 0 0 0 1 2 
0 0 0 0 2 0 
0 0 0 2 2 2 
- ----------- -------- ---------------------------0 0 1 0 0 0 
0 
0 
0 
0 
1 
1 
0 
0 
0 
0 
1 
2 
0 0 1 2 2 2 
--~------~------~----- ------~------~------5----
0 
0 
0 
0 
2 
2 
0 
0 
0 
0 
I 
2 
0 0 2 2 2 2 
------------------- ------------------- --------
. . 
----~· - --------
2 2 
2 2 
2 2 
2 2 
. 
------- ---------2 
2 
2 
2 
. . . 
-------------------0 0 0 
0 0 1 
0 0 2 
2 2 2 
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TABLE VIII 
ALL POSSIBLE SET-RESET PAIRS 
EXPRESSED IN DECIMAL NUMBERS 
S ET 
0 
0 
0 
0 
l 
l 
RESET 
0 
1 
2 
26 
1 
2 
1 2 6 
-----------------2 0 
2 
2 
l 
2 
2 2 6 
-----------------
-~--------------0· ·-26 
2 6 
26 
26 
1 
2 
26 
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TABLE IX 
SIMPLIFIED SET-RESET PAIRS 
EXPRESSED IN DECIMAL NUMBERS 
SET R E S ET 
2 1 
------------------3 1 
3 2 
-----------------4 1 
4 2 
4 3 
-----------------
. . 
__ _.. ....... _ .............. -....-------~ -- .. -
26 
26 
2 6 
26 
26 
2 6 
1 
2 
3 
4 
5 
25 
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CHAPTER VIII 
THE SIMPLEST SET OF SECONDARY VARIABLES 
8 .1 FLIP- FLOP ELEMENTS 
Once a set-reset pair is chosen it can be used to set- reset a flip -
flop element in order to obtain a secondary variable . 
The flip-flop device is a memory element, Its output condition is 
dependent not only on the input but also on the previous output condition. 
Therefore , before using a flip-flop , we must know the initial condition 
of the output. A truth table of the flip ·-flop element is shown in Table X. 
If we let T (1,K) , T (2 ,K) and Y (K - 1), Y (K) express respectively the 
logic conditions of the set-reset signals at state K and the logic condi-
tions of the flip-flop output at state K -1 , and K , then Table X can be 
expressed as follows : 
Y (K)::: (Y (K - 1)) *(1-T (l ,K) )-1 (1- Y (K-1)) *(l.-T (1,K)) * (T (2 ,K)) 
With the aid of this equation, we can develop a program to find au 
possible secondary variables involved in an operating system . Among 
all these possible secondary v ar iab1e8 there are some redundant ones. 
The redundancy must be eliminated in order to reduce circuit complexity. 
A program which can be used to find the simplest set of secondary vari-
ables is developed in the next section, 
8 . 2 THE SIMPLEST SET OF SECONDARY VARIABLES 
In order to obtain the simplest -set of secondary variables, we first 
sort out those secondary v ar iables which can differentiate the like 
ambiguou s pairs and put them in a g r oup . Those variables in the same 
group are consider ed to be equivalent v ariables . The sorting process 
is carried out as follows , 
Let us assign each secondar y var iable a reference number. If 
there are n ambiguous pairs in a system , we consider the reference 
number of a secondary variable as an n-digit binary number in such 
a manner that the Ith digit is 1 provided that the two states of the Ith 
ambiguous pair can be differentiated between each other by this vari-
able , Otherwise , the Ith digit i s 0 , In so doing. secondary variables 
which are equivalent possess the same r eference number . Conversely. 
they have differ ent reference numbers if they are not equivalent. 
Next, we choose a secondary variable whi.ch contains the least 
component s ignals from each group of equivalent variables. All other 
variables excluded mu st be eliminated since they are redundant accord-
ing to Section 2 . 6 , 
After the secondary variable among a group of equivalent variables 
is selected, construct the array MD (I ,J) and execute the subprogram 
"SIMP". The simplest set of secondary variables can be achieved 
according to Chapter 4, 
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T ABLE X 
A T RUTH TABLE FOR A FLIP - FLOP ELEMENT 
Pr evious Present 
Set Reset Output O~tput 
0 0 0 0 
0 0 1 1 
0 1 0 0 Set Re"' et 
0 1 1 0 
1 0 0 1 
1 0 1 1 Output 
CHAPTER IX 
NON-AMBIGUOUS SYSTEMS 
By executing the subprogram " SIMP" , we can obtain the simplest 
combination of secondary variables to differentiate between the two states 
of the first n ambiguous pairs in each ambiguous group (Chapter 2, 
Theorem 1) . If some ambiguities still exist, let us combine the second-
ary variables and the feedback signals as inputs and run the programs 
in Chapters 7 and 8 . Again, we will find some additional secondary 
variables which are able to differentiate some of the remaining ambigu-· 
ous states . By executing these three programs sequentially. we can 
obtain a sufficient number of secondary v ariables such that all previously 
ambiguous states will become non-·ambiguous. 
Now that sufficient secondary variables are found, we shall consider 
the feedback signals together with the secondary variables as the circuit 
inputs . A non-· ambiguous relationship between the inputs and outputs 
can then be established . 
CHAPTER X 
OUTPUT EXPRESSIONS 
10 ,1 INTRODUCT ION 
An output signal at a certain state can be obtained from a combina-
tion of input signals , i.e., an input combination at this state. If this 
input combination does not repeat itself at any other state where this 
output signal is "off", then this combination can be used to represent 
this output at this state . These types of input combinations are called 
possible output expressions . 
A program is developed in this chapter which will find all possible 
output expressions and select a simplest set among these combinations 
in order to represent a control signal in an operating system. 
10.2 ALL POSSIBLE OUTPUT EXPRESSIONS 
From Section 7 . 2 , we can see that there i s a one- to- on e correspond-
ence between all possible combinations of input signals in a system in NI 
input signals and the integers 1,2,3, . . . ,3**NI. These integers are 
assigned to their corresponding combinations as index numbers in the 
computer program . 
In order to obtain all possible output expressions for a control 
signal at a certain state where this signal is "on" or "don' t - care", we 
first look for all possible input combinations at this state . Next we shall 
check the index number of each possible combination to see whether 
this combination repeats itself at any other states where the control 
signal is "off'' . After r emoving all combinations which appear at a 
certain "off11 state, we can achieve all possible output expressions for 
this control signal at this state . 
By repeating this process, we can obtain all possible output ex -
pressions for a control signal at every state where this control signal 
is 11 on11 or "don't-care11 , 
10 .3 THE SIMPLEST SET OF OUTPUT EXPRESSIONS 
Output expressions which can express a control signal at the same 
state or states are considered to be equivalent and only the one contain-
ing the least component signals is to be selected. 
After the simplest output expression in each group of equivalent 
expressions is chosen , we can form an array MD a ,J) in a manner such 
that the MD (I ,J) is the index number of the Ith expression at the Jth 
state. Then we can obtain the simplest set of output expressions for a 
control signal by executing the subprogram "SIMPn. The above process 
is the same as that used in obtaining· the simplest set of secondary vari-
ables mentioned in Sections 8. 2 and 4. 4 , 
10.4 noN 11 AND nDON'T - CARE" STATES 
In graphical design the output expressions for "do11 1t--care11 wer e 
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indicated by using underlines. Here in the computer aided design. 
we assign expressions which are required for "on" states and for "don't-
care" states only with the alphameric strings "ON" and "DONT" ~ respec-
tively . Therefore, in addition to finding the simplest combination of 
expression s , we also must classify these expressions. This can be done 
by executing the subprogram "SIMP11 again to choose from all output 
expressions the expressions that stand for 11 on" states . Of course , those 
expressions that have not been selected are for "don't- care" states only . 
10 .5 OUTPUT EQUATIONS 
In the computer printout. we use "111 , rr_ 1" , and 11 0" to indicate the 
logic conditions "on", 11 off'1 , and "don't- care" for each component signal 
of an output expression . Although the final control equations are not 
printed out , they can be obtained by transferring each output expression 
together· with its as sociated alphameric string . For example, if the com-
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puter p rintout reads : 
THE OUTPUT FUNCTION IS 
Cl CONDITION Fl F3 F5 F7 
ON 0 0 - 1 -1 
DONT 0 -1 10"' 0 
DONT - 1 0 0 - 1 
C2 CONDITION Fl F3 F5 F7 
ON 0 0 -1 1 
ON 0 0 r1 0 1 .r-
DONT 1 ) 0 _) 1 0 
C3 CONDITION Fl F3 F5 F7 
ON 0 0 1 -1 
DONT -1 0 -1 0 
DONT 0 -1 0 -1 
C4 CONDITION Fl F3 F5 F7 
ON 1 0 0 1 
ON 0 0 1 1 
DONT 0 1 -1 1 
the output equations become: 
Cl=F6F8+F4F5+F2F8 
--· --
C2=F6F7+F3F7+FlF~ 
G3=F5F8+F2F6+F4F8 
C4=F1F7+F5F7+F3F6 
The control circuit can be built based on these equations together 
with the set-reset signals needed for the secondary variables. 
CHAPTER XI 
SUMMARY 
The essential element in the design of a sequential contr ol circuit 
is the ability to differentiate between the ambiguous states contained in 
a circuit. In order to accomplish this , several synthesis techniques 
have b een discus sed . T his thes is develops a method called the state 
diagram method . In this method , every two ambiguous states are made 
differentiable by some additional signals called secondary variables . 
Each secondary variable is obtained by the set-reset of a flip-flop 
element with a pai r of input combinations . After a sufficient number 
of s econdary "\rariab les are found such that there exist no more amb ig-
u ous pairs , a simple set of final logic equations can b e obtained with 
the consi deration of the logic "don't-care" and complementary conditlons . 
The complete p r ocess of design using this method has been programmed 
on a digital computer. 
In comparison with other methods. the state diagram synthesis contains 
several sp ecial features : 
1 . There is a definite rou tine to follow when des igning a control 
circuit . 
2. A simple set of final logic equations can be obtained, according 
to which a control circuit can be designed . 
3. Possible circuit hazards can be located in advance and removed. 
4 . This synthesis is applicable to any type of sequential circuit 
of the fundamental mode . 
5 , This design method can be applicab le to hydraulic, pneumatic. 
and electronic digital circuit designs with p r oper consideration 
of phy sical characteristics of respective components. 
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APPENDIX A 
COMPUTER PROGRAM AND PRINTOUT 
COMP'UTElt CE· TERit< 
II $ YAUHWA1'4G LEE 
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*LISl SOURCE PROGRAM 
c *******~' ****~~~~··~·~~~*~~*~•***~*·····~·······•***~·~$$·~···~~*~***** 
c 
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260 ~ACt ~rMA(il 
2 7<J I aN~~ 
280 Jsl/(l~~[l)-B, I J ~ 
8{l)NJ~S(J)•{1 -J) 
1. .. 1~1 
lf((l ~ l>•J-ll li0t290t280 
2:jQ RETLIRN 
ENO 
FEATU RES SUPPORTED 
DHE WORD INTEGERS 
CORE REOUIREMEMT$ FUR Sl~P 
:OMMOH 452 VARIABL ES 
~ELlTl~E E~TRY POl~T AODR FSS IS 00 22 f~EX> 
I I &>UP 
•ST J~E W~ J~ Sl~P 
=A~T ID O~lt ua ADO~ 3684 
II FO!t 
• IJCS CC~~Ow l~~j ~Rl~TE~t 
•J~£ ~~RO l~T E ~ER) 
•L~ST sou~:e P~OG~A~ 
oou 
67 
l~TC~ER 4ClJJft CBo 1Jt.DISll!1 EC 120J,Fll01lOl,TC Z110), Yf 15tllt 
OJMF"fSIO'f 'U ( lOJ .~81120) ,-.,.,110> .~ac l\U ~"4CC21lS.S.) tMDH0.31) 1Yl7l 
-.. 
. 
.. 
1 JJ 
in 
H:> 
l •.J 
15l 
ho:> 
HJ 
t 
tO~~J~ A,~.~A.~c .~~,~D 
••••••o••~e••••e•&•~~*•••••••••••••••••••••~~--&•o••••o•••••••••~•*~ ; 
PROi~l~ I - Q~!~ I~ LJ~!C :o~~lfl J~S JF ~EE08~CKS 4~~ CO~TROLS 
REAncz ,1401 CVClt,f•lt7! 
W~ITEC5,l!>Ot 
;{fllt21lti.OI C,NS' 
IFC N: t Yd0,~80.lJ~ 
,..f»l•'CC. 
W;t I Tl! t S, l 7CU ~t ~ ,.S ~ t ~ t 1), I t ! • 1, NF) 
L>U 110 l• l. NfQ2· 
'4E-A · 11z~t~ CH IFI (,J hJ'" ltNSJ " 
JO I 1 J J • 1 , '1 ·~ 
ffi ~l,J)2 l af f ieJi 
DO l~O l •ltl't~ 
K• l•l-NS.•C l /l\l$. 
A ( J) •!J . 
00 ! 2U Jo. 1.~ F 
cc J .:r1 • t,, c J, ft .,r' J. i< 1 • l l ~ c 1 ~r t J, it> ~ ­
AC I b•.t.f I J+JeC'-C J, I J/2) · 
•Rlf£CS.18J »i i (t! ,AtlJ 0 iclf>I Jel>.J m l~ ~F I 
1-Qill 'E,lof c lA~· · · 
FOa ~~ TC l~ l tl/t llf•ertJ 
f0j?"'1f ( )Jll i 
FO~~~r11,• T~! ~ IS 4•,11,,~; YLl~JE~ t . 11,~-sr&re SYS TEK WHltri OPER~ 
:TES A~ FJL LJ~ e ••,1,TSl, 1 :0~TRJL'tT&,•ST4TE•,J~,lOt2X,Al,Ilil 
FQ~UATITS~oAl r.l l.Tl,12.sx,101~) 
••••••0••*•~~•••••••••••~•~*0••••0•0~C•$~•$$•e••$$$••••*~*•*~*~*** 
"-0•.J 
DO 230 1•21N~ 
DO HO J•l 11~~ 
K•O 
L•O 
l~O "• l-1-K•NS• ( l~S •K- 1-1 )/N S~ 
~·J-K•~~•lt ~•k JI/NS) 
LIO 2JO ti-.•1.~ftl 
2JO L•L•IAB~C~I N~wM>-Fl~~,~lt 
IFCC1/tL•lJ J•CK•l~8SC&f ~ l~At~)~l•fl$~0-tl) 210~2301220 
210 ~RITf CS.71J) 
220 Wft !f~C~.l80) ~f~ 
--
K=K+,l 
ND =ND+ l 
MA IND l =M 
MB I •rn ) =N 
GOTn 190 
Z 30 CONTINUE 
[=6+1 / ( l.+NDl 
WRIT Ei5~ 2SO I V(I} 
NG=O 
I FI NOI 650,650. 2 40 
240 WRlTE!5,260l ! I,I=l, NSI 
2SO FORMAT( / ,1X, A4 9 1 SE CONDA~Y VARIAB l t ( S) ARE REQU I RED•) 
2~0 FORMA T (/ ~ 7x .• s Er •,1x, 1 RESEr • , sx, 1 214) 
270 FORM AT ( / , ' So~ · AMBI GUOUS PA IRi S) EXIST I N THIS SYSTEM • o •J 
260 FORM AT(7X,14,4X 1 1 AND 1 r15l 
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c *******•••••••**~*·· ················•****~****************$******* 
c 
C PROGRAM I II - OBTAIN ALL POSS IBLE SET- RESET PAIRS 
c 
B O NP = l 
LA : NC+NG-N I 
Nl=NC+NG 
NE=2*Nl 
I=2**ND- l 
J J:: 3 :t- .o< NI -l 
DO 300 J=l~ ~ O 
3JO AC J l =O 
DO :no J=l t I 
310 O! Jl= O 
DO 530 1,,, 2, J J 
DO 530 J=-2,l 
00 3 20 K=- 1,2 
DO 3 2 0 L:zl , "IS 
320 T(K ,Li :-: 1 
l l=N t: 
l B:=, Q 
DO 350 K::l,Nl 
00 35 0 L=l 12 
MC!L. NP ,K l=!IJ-l- l) *( L ll +ll ! 3•• lK ll-3* Cft J- l - ll ~ fl- l) • I) f 3**K) 
I F!MC ( l , NP,K l l 350,3 50, 330 
33 0 M~ MC(L,NP T K l+2* ! K- l ) 
LB= L B+K / (NI ~LAitl 
DO 3L;.0 N"'l. t·NS 
340 T!l,Nl=T(L,N l•F(M t NJ 
350 t r ~ II - 1 /l l +MC!L , NP rK !- l 
Ir!LA * { l /llvLB>ll 360 v3b0 ~~3~ 
3 60 K=O 
DD 370 l.=l,NS 
370 K=K+T(l,Ll*T! ZfL) 
IF{Kl 530,380,530 
c **************• ••*· ··········· ··· ·· ···*····~··••***•************** 
c 
C PROGRAM IV - F!ND ALL PO SS IBI E SEC OND ARY VARIABL ES 
c 
380 'f(NP,l) =-1 
3~0 Y!NP,l>=Y!NPril~\ 
DD 400 l :: l,NS 
M=L+l - NS*CL/NS I 
4JO Y!NPwL+ll =Yl N P r Ll *ll -Ti2,~ l) + ( l-YCNP,L)l*fl-T C2,M }l$f(lstt l 
IFIYINP,ll-YINPtNS+lll 390v410~390 
410 DO 420 L ~l P ~ O 
H=MA{Ll 
N=MB!LI 
NA(L)=l lABS YIN P , ~l•Y(NPwNl-li 
4 20 K=K+!2*~(L ~ lil•NAIL! 
IF IKI 530,530,~30 
430 IFID!Kll 530,470,440 
4 40 NN,,.DIK) 
IFCE!NNl - l[) 530,530,450 
45 0 DO 460 L=l,NS 
460 YINN~L > ~ Y(NPt l ~ 
GOTO 5 10 . 
4 70 NN:eNP 
OIK.l,.,NN 
DO 490 l = l , NO 
!F(N A! Lli 4~0 , 4 ~0~ 480 
480 A(L)=A(L)+l 
M=Alll 
MDIL.Ml=NN 
4 ~ O CONTI Nl'E 
5 1.0 E!N~l=II 
DO 520 K"'lr2 
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DO 520 L=l,N l 1 
5 20 MC (K ,NN, Ll=MC(KpNP,L)+ l-t l(l+MC(K,NP,Ll ).J*2*G:_- t-NC*( l/(L+NC/L l>'J 
NP,.NP+NN/N~ 
530 CONTI NUE 
c ********~~*************** ***************************************** 
c 
C PROGRAM V ~ ~I ND THE SIMPLEST SET OF SECONDARY VARIABLES 
c 
NN =O 
I=NO 
NO=<O 
DO 570 J :e l,,t 
[F(A(J)) 54Dv560 , 540 
54Cl NN=NN~l 
A(NNl=A tJ} 
K= A I J l 
DO 550 L""l.,l{ 
550 MD(N~,Ll~MDI JrL1 
GOTO 51 0 
560 ND::NO+!. 
MAI ND )=MAC J} 
MBIN Dl=MB (J ) 
570 CONTINUE 
CALL SI/Ill? < 
DO 610 IaltNE 
J 2 NA(l) 
NG,. NG+l 
K=<2*NG-1 
L=NF+K 
00 580 M"'l~NS. 
F(l,Ml=VtJ.Ht 
580 FIL+l~HJ:l-YCJ,M) 
IF<Nl - NC> 590,590 , bOO 
590 WRITEl51620! Vl3)~ K,(Vtl) , MC(l,J,M1t~gl,NC) 
WRlTEIS,630) (V(lJ,MC(2,J,~l,M=ltNCt 
70 
GOTO 610 
600 M=NC .P.l 
~R I T E!5, 620 1Vl3loKtlVlll,MCll,J,Nl,N~ l,NC),!Vl31,MC ll,J,Nl,N~~.Nl1 
WR ITEIS,630 ) I V!ll,M C l2,J,Nl, ~~l , NC ),( V !3 ltMC!2,J ,N),N=~.Nll 
610 WRITEI S,6401 IYIJ,N)vN~L.~Sl 
IFI NOI 290,650.2 90 ~ 
e20 FURM AT12x.A1,11.rs ,5 £Al.tl)} 
630 FORMA TllH+fT1 8,51A lrll)I 
640 FORMATl1H+ ,T28, 12l4l 
c ·····~····$····$·········*········*~*~****••· ~··$*•*•*••·····~$~·· t 
t PROGRAM VI - FI~O All POSSIB LE OUTPU T EXPRESSIONS 
c 
65Q WRITEl 5 .e40) 
NK=2*llfG 
NI=NC+NG 
II=:2**NI -l 
JJ=3**NI-l 
~)00 , 940 J=l~NF 
NP'"O 
NG=O 
NN:Q 
DO 660 L=l,JJ 
6~0 DIU "'O 
DO 710 J= 1f3 
DO HO K,.l ,N S 
IF I IC I I tK l +.!-l l*E Cl l ,,1<, ! +J - 4) I 710,670~ 710 
~70 NN =NN +l-l/J 
NG=NG+IJ-11*<3-JI 
MK "'O 
00 71 0 l = l • ! l 
ND==O 
NE=O 
DO 68 0 i-'l,,,l,NI 
ND~NO+l t Z**(M~ l t - 2*(L/2**~1 
b8 0 NE •NE+IL/2••lM- Ll -2*lll2••Ml)$(f!2*~-l ,Kl+l S *IJ~e(M-l>J 
N=fllNE) 
D!~E>~l-2*( 1/ J+ ll ABS IN) - 1)} 
IFlll/ll•[~BSCDt~E}l Dl~E l l~~ ll- 2•NIJ lOO~Tl0.690 
6~0 f-IC!'::NP+• 
NStNPi=<NE 
01 NE) ::NP' 
E:tNPl =NO 
GOTO 705 
7 :'.>Cl DlNE>"'N 
735 MM=MK+ i 
AIN"l) "'M~ 
MDINN . MMi= O( Nf l 
no CONTINUE 
C *********$*~*****~**&***$****~****~*•~•**$•••••ec•~•••******~***~* 
c 
C PROGRA~ Vll - OBTAI~ THE _fMPLEST SET OF OUTP UT EXPRESSION S 
c 
DO 740 J =lrNP 
N:zO 
00 730 K::lfNN 
MM=AIKI 
M=l 
DO 720 L "' l~MM 
120 M:sf'1:1'( 1-l/UABS( J - ·MDlKe!.JJ+'l ~ ! 
730 N=N+( l -Ml*l2•~(K- l)J 
740 OIJl=-N 
NO.,.NP~l 
DO 800 ~!=l, NO 
lF<D t JJ) soo,800,1so 
750 Hitl : J 
NE•J+l 
DO 795 K"'NE,NP 
lF(D(MKl - OI Kl l 79 >~760.795 
760 IFl EIMHl - EIKI J 770~770,780 
770 N"" K 
GOT O 7 90 
7 80 N,.MK 
MM"'K 
7'JO DINl:sQ 
795 CONTINUE 
8:>0 CONTl"4UE 
DO 830 J ~l, ~N 
11:.0 
111'1 ,.A IJ ) 
00 820 K=l~ IOl 
L = KLH J.,K J 
lFID lL>> s20, s2o~ s1c 
81 0 M"' M+l 
HD (J, Ml=-l 
820 CONTINUE 
830 A(Jl=~ 
CALL SlM P" 
840 FO RMATl /f' THE OUTPUT FU~CT ION IS •• • ) 
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c ······· ~ ·····································*··············*····· c: 
C PROGRAM VIII - PR I~T OUT THE OUT PUT FUNCTJO~ 
c 
IFINK ) $45 ,845,850 
845 WRITECS, 9501 Vl 2lt it ! V fl),J,J~l, ~F, 2l ~­
GOTO 860 
850 WR I TECS, 9 501 V(2> tl ttVtll,J,J~L~NF,Zl,!VC3l,J,J=l,NK,2) 
860 ND,..NE 
DO 870 K"'l9~f 
870 D!Kl=-- N~(K l 
"'"' 0 
00 910 N"'lrNG 
NN "'l 
NP :i: AIN ! 
DO 900 l "'l , NP 
DO 880 K=l,NE 
8 80 NN==NNiti H-1/ IABS(NA!K)-l'iOIN~U)->l 
lFINN) 900,890 ~ 900 
890 M=M~l 
MD IN. ~O:.MD<N.U 
9JO CONTINUE 
910 AINl=M 
NN =NG 
CA LL SIKP 
00 940 J"'ltND -
L=l 
00 920 l<).= ltNE _ ~ 
920 LsL•ll ·· l l/! IA8S( 01 Jl - NA(Kl l+l l l l 
L=l+ 4 
M=DIJI 
M=N B(M l 
DO 930 K,,l,NI 
N= M /3 ** 1K-l) ~3~1~ / 3$~K } 
930 A(Kl=3~ (N ~2l -N 
940 WRITE(S,960) V lL ) , {AlM l. ~~ l. N ll 
WRITEt5,970l 
95 0 FORMAT12x.A1,11,3 x. •coNO IT I0~' .2X . 30llX.Al.Illl 
9~0 FORMAT19X . A4,5X ,20 13l 
9 70 FORMAT!//, 721'*' II 
GOTO 100 
98tt CALL EXIT 
ENO 
FEATU?ES SUPPURlED 
J~E ~ORO INTEGERS 
rn:s 
C)RE REOUIREHE~TS FOR 
:OMMON 452 VARIABLES 
E~O OF COMPILATION 
I I XE(;! 
1Zlt. PROGRAM 3402 
72 
73 
****~ ~~~~***~******$*****$********•••***~********* ~•* ••• ••••***~······· 
r·HS l S A 4 - CYL lNDER 10-STATt SYSHH Wf{ICH JPE RATES AS FOL l.:OW 
ST ATE Fl FZ F3 Flo F5 f'.6 F7 F8 CONTROL 
1 l 0 1. 0 l 0 l 0 Ct 
2 0 l l Cl l 0 1 0 C5 
l 0 l l 0 0 l l 0 C7 
.. 0 l l () 0. l 0 l CZ 
5 l 0 l 0 0 l 0 l. CB 
6 l 0 l 0 0 l l 0 C:3 
7 l 0 0 l 0 1 l 0 C7 
8 l 0 0 l 0 1 0 l c. 6 
9 1 0 c 1 1 0 0 1 C4 
10 l 0 l 0 1 0 0 l cs 
~) SECONDARY VARIASl.EIS ! ARE REQUIR ED 
f-i!: OUTPl.H FUl'ICT lON 15 .. 
~1 CO NO ' TIO ~ Fl F3 FS F7 
ON 0 0 l l 
OO~T t 0 0 1 
:2 CO NOITlO\I FL F3 F5 F7 
OONT l 0 -1 0 
O'l 0 0 0 - 1 
::; 3 C,ONOillO~ Fl F3 F5 F7 
o~ l. 0 -1 l 
OO'iT 0 .:.1 - 1 0 
:4 CONDI. W°' Fl F3 F5 F7 
OONT - 1 0 0 0 
OO~l 0 l 0 -1' 
ON 0 0 t 0 
:s CONDIT IO" Fl F 3 f5 F7 
ON - l. 0 0 0 
DO~ T' 0 l -1 0 
OO~T 0 -1 0 l 
::.b CO NDl TIO~ Fl F3 F5 F7 
ON 0 - 1 0 -1 
DO~ T 1 0 1 0 
:; 1 CONOITID~ Fl F3 F5 F7 
ON -1 0 - 1 0 
ON CJ - 1 0 0 
: s CONOiT EO~ Fl F3 f5 F7 
OO~T - 1 0 l 0 
ON l l 0 0 
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T :i IS IS A 2- CYLI NOER 8-S TATE SYSTEM W~ ICH OPERATES AS FOLLO~ 
STATE Fl FZ F3 F4 CONTROi. 
l l 0 l 0 Cl 
2 0 l l 0 C3 
3 0 1 0 l C4 
4 0 l 1 0 Cl 
5 1 0 1 0 C3 
6 l 0 0 1 Cl _ 
1 0 l 0 l C2 
8 l 0 0 l C4 
SOKE AMGIGUOUS PAlR(S) EXIST IN TH I S SYSTEM •• 
l ANO 5 
2 ANO 4 
3 ANO 7 
6 ANO 8 
SOME SECONDARY VARIASLEISJ ARE REOUIREO 
SET RESET l 2 3 4 5 0 7 8 
Yl F· lF4 F2F3 l 0 0 0 0 1 l l 
V3 F2F4 Fl fl 0 0 l 1 0 0 l l 
THE OUTPUT FUNCt'lON IS 
:1 CDNDlTION Fl F3 Vl V3 
ON 0 0 1 -1 
OO~T ~ 1 0 0 -1 
DONT 0 - 1 ~ 1 0 
C2 CONDIT IOI\ F l F3 Yl Y3 
ON 0 l 0 1 
DONT l 0 - 1 0 
DONT 0 0 1 l 
C3 CONDITION Fl f3 Yl Y3 
ON 0 0 ~ 1 -l 
DDNT Ci - 1 0 ~ 1 
OONf -1 0 l 0 
C4 C.ONOITIOI'< fl F3 Yl 'f3 
m~ l 0 0 l 
DONl c 1 l 0 
ON a 0 - 1 t 
75 
THIS lS A 3-CYLrnDER 8-STATE SYSTEl'i WHICH OPERATES AS FOLLOW .. 
sure Ft F2 F3 Flt F5 F6 'ONTROL 
1 1 0 l 0 l 0 Cl 
2 0 1 1 0 1 0 C2 
3 1 0 1 0 l 0 cc 
4 0 1 1 0 l 0 C3 ,-
5 0 l 0 1 1 0 C2 
6 l 0 0 l t 0 cs 
7 l 0 0 l Q 1 C6 
8 l 0 0 l 1 0 C4 
SOlllE AM&IGUDUS PAIRCS> EXlSl llll THU SYSTEM .... 
2 ANO 
"' l .urn l 
6 ANO 8 
SOl'IE? SECOHO~l'iY VUUABLECS J A.RE! REQUIRED 
SET RESET l 2 3 't 5 6 7 e 
Yl FOFOF6 F2FOfO l 0 0 0 0 0 1 l 
Y3 FlFOFO'fZ F OFO F 6'1' 0 0 0 l 1 l 1 0 <> 
THE OUTPUT FUNCTION IS •• 
Cl CONDITIDN Fl Fl FS Yl Y] 
ON 1 l 0 0 0 
CONT 0 1 0 0 l 
C:2 CONOlrION Fl f3 F5 n Yl 
ON - 1 0 0 0 - 1 
ON 0 -1 0 0 0 
Cl CONOITIO~ Fl F3 f5 Yl Y3 
ON - 1 0 0 0 l 
DONl 0 - 1 0 - l 0 
OONT 0 0 - 1 0 0 
C4 CONO!TIO~ Fl F3 F5 Yl Yl 
ON 0 0 1 0 -l 
CONT 1 1 0 0 0 
cs CONDITION fl F3 F5 'fl Y) 
ON l - 1 0 ~ 1. 0 
Cfl CONDIT IM Fl F3 F5 Yl 'f3 
OOIH 0 l 0 0 0 
OONT -1 0 0 0 0 
ON 0 0 0 l 0 
APPENDIX B 
FLOWCHARTS AND DATA CARDS 
~.R_ead -· in feedback signals and find out control signals (Program Iv 
__-;;:::- · 
---- Does ------~-~biguous pair exist in this sys tem ? ~ 
I ---.--JProgram II) ---------
------tYes 
lF~ au pos Sible ~t·-_-r-e-sa:-· _,p,_a~·--(-P-r--og_r_a m_I_II_) ___ ---....,.._ _ __, 
- l ' 
li---;:d all ~os sible secondary variables and select the simplest set (Program IV) 
-r ·- ------' 
------~s -------:-:-_ 
------'ffle system become non-arnbigu{)'trs..__ 
"""'-----with the aid of secondary variables ? 
------------ (Program V) ------
------ -·- --~-- ---
No 
Find output expressions for " on" and "don't-care" states (Progr am VI) J 
t 
. ~ify (Pror:_ v~ ~--
E e simplest output expressions for "on" states only and print out ~?m_Vlll) 
rd- J 
Figure 16. Simplified Flowchart for the Complete Computer Program 
i The first combination I 
I B(l)=B(2)"" ... .. .. = B(NN)=l -
_ ____ _.__i ---· 
[ Initialize NE -NN t 1 ] 
J : 
------{;;o>C Initialize M=O , N =0=1 
Yes 
/~oes 
/ the re exist 
/an index number 
/ J in I<J ~ NN such 
that B(I) ~ B(J) ? ,- . - • - - - • - - - - •• - - - - -· - - - ""I 
1 
/ / 
________ _f_______ 1-1. rN 
~~-N~ l, M =M+E(MD(I,_L A))• MA(N)= MD(I, B(I)) : 
. r:::~r, : ------~oNT!NUE __ r-- -- -- -·--________________ : 
-o ~~~--!~?~// I ,,o Up to now, thi s is the simplest 
~r~~ setc Store it ! 
__ r-A;;ew combin::on 1--~~;,~ l J L B(2), 8(2), ........ ' B...:....(N_N_;_) _ _, 
Figure 17, Flowchart for the subprogram "SIMP" 
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Rred-in NC, NS, F(I, J) 
1=1, 2*NC-1 
J = 1, NS 
l Find F(l, J)-
1 l=-1, 2*NC 
J=l, NS 
Fi~d C(I, J), AJ 
I=l, 2*NC 
J=l , NS r--
~-out7 
Figure 18 . Flowchart of Program I 
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~tates ~ and Q-No 
~5;:guous 
/ Are 
~he two 
/ output com~ 
inati.ons at states 
Ir Initialize I t-,TI) .: Q -
A state pair 1--- --- --- l=l. NS-1 
M=I N= _ ]"'"l, NS 
r---~---. 
1
1
. Initialize 
K=O 
/'Are 
/ the two 
/nput combinatio 
at states M and N 
the same ? 
-o 
M and N different / ·---- - - -
? // 
,( · /~States M and N are ambiguous I 
r 1 / '- --- _-1 L~=-0 .. ( /,, I 
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- ---- -- --1 
I 
' I I 
-- ~H I 
- ------ i ; [_~ new __ s_tates pair M=M- 1 and N'N-1___ . ; 
-~ _r ~------ ------- --- ___ __ _ i
Figure 19. Flowchart of Program II 
A pair of decimal numbers } ------------ --1 
I, J : 
. I 
bnsfer I and J to ternary number:] MC(L, NP, K) L·l, 2 c- -
Transfer ~C(L, NP, K) to the index number I 
of feedback signals _J 
-- l . -
Find the logic conditions of set- reset signals and t:Je 
number of component signals in this pair. 
80 
1"2, 3**NI-l 
J.,.2, I 
Figure 20. Flowchart of Pr ogram III 
81 
\a set-reset pair consists of II component si~ 
I Y(N:, 1)-0 I 
! 
.-1 
_J __ IFind Y(NP,K) K=2, 3, •••• , NS 
1 No l Y(NP, Itl _ 
.----i·~(NP) is not a l----·-~~. 
secogdary variab~.f 
_/ fs 
N /~s new vari -·-0~'...mf~ s. impler than the ,,,,/ Yes 
stored one ? ,.,.,,/ 
/ 
_,, ... , ..... 
.// 
~------.0' es _ ___ ""' 
I Store the new v ar iable 
to replace the stored 
one 
Assign NP, K as the index number , 
reference number to Y(NP) and store 
Y(NP). 
Place Y(NP) into the array MD 
._NP =NP+ 1 
r --------~A new set-reset pair 
Figure 21. Flowchart of Program IV 
r.- Initia lize -·1 
I:ND, NN"O, ND=O 
l ND~ND+~-
. r --- --1 
Store this ambiguous pair by 
MA(ND)=MA(J), MB(ND)=MB(J) _j 
0 
e two state . 
the Jth ambiguous 
ecome differentiable ? 
82 
J=l , I 
r Change the el~m~nts in the ar ray 11D ] 
I at the Jth row to the NNth r ow _ : 
-- . 1 l 
, _ _.._J_~ 
GO TO Progr am III 
I 
I 
~--- ---H-- - - - -··- " 
to find some more I Call " SIMP'' t. o find the simplest set of secondar 
s econdary variables L variables 
. =~=- --
[ Inputs = Feedback input s:_Secoajacy variables _l 
@------}~ here are still No - --- om e ainbiguous ... 
air ~~_!his ~y~em .. _ 
r~n~ug~~econdary ~ariables ar e obtaind 
___ L~ 
"\\Print-~ 
Figure 22 , Flowch~rt of Program V 
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G:1 inputs · Feedback s ignals • Secondary variables NI~Nc•NG ] 
1 
No 
~ - --- - - - - - --- - -- -- -· 
1
1 output expressions at the J th s tates and change 
I their associ_ated E(~) to negative _ _ 
l 
Flnd the reference number s NE of all possible 
output expressions at the Jth states, place those 
NE' s which satisfies the equation E(I\TE) I 0 to 
the a rray MD 
___ _________ _ T ___ 
' I 
I 
I 
I 
J=I ,1NS 
I 
I 
I 
I ~--------- -[CONTINUE . ~ ·- --- -- - - - - --- - -- - - -' 
Figure 23. Flowchart of P rogram VI 
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2 4 6 8 0 2 4 6 8 0 2 4 6 8 0 2 4 6 8 0 2 4 
f~,,..~--------------------
- --------------------------------------------
. 1 111 1 101 
,---------------------·------------------------/ 1111 0 0 0 0 
--------------------------/ 101001 11 
/------------------------------/ 3 8 
/----------- ---------------------------------} 1 0 1 1 0 0 0 
- --------------------------------------------/ 2 8 
I ---------------------- ---------- - ------------r 111 0 0 l l O O O 
r1-1-·o-o-o-o-o-o-1-1-·--------------------------
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I 
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Fi gu re 24 , Data Cards 
A(I) 
A (l ) 
C (I ,J ) 
D (I) 
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APPENDIX C 
VARIABLES CONTAINED IN THE PROGRAM 
The index number of the "on" control signal 
at the Ith s tate (Progr ams I and II only) . 
The number of elements in the Ith row of the 
array MD (l ,J ) (except Programs I and II). 
The logic condition of the Ith control signal at 
the Jth state . 
The number of input signals in the set-reset pair 
for the Ith secondary variable (except Programs 
VI ,VII , VIII) , 
A function representing whether an output 
expression with index number I can be used to 
express an output signal (Programs VI ,VII, and 
VIII) , 
A function used to relate the reference number I of 
a secondary variable to the index number J (Pro 
grams III and IV) , 
The number of input signals in the set-reset pair 
for the Ith secondary variable (Program V). 
The number of signals in an output expression 
with index number I (Programs VI, VII, VIII) . 
F(I,J ) 
NA(I) 
NA(I) 
NB (I) =J 
NC 
ND 
NE 
NF 
NG 
The logic condition of the Ith input sign al at 
the Jth state . 
A function r epresenting a pos sible secondary 
v ariable that can d ifferentiate between the two 
states of the Ith ambiguous state pair (Program 
IV) . 
The index number of a secondary variable/input 
combination which is chosen for the simplified 
set of necessary secondary variables/input 
combinations (Programs VI .VII .VIH, and sub-
p rogram). 
A function relating the index number I of an output 
expression to its reference number J. 
T he number of cylinders/independent feedbac:k 
signals . 
The number of ambiguous state pafrs (ex cept 
Programs VI ,VII ,VIII) . 
The number of total input signals (=2*NI) 
(exeept Programs VI ,VII ,VIII). 
The number of total feedback signals {=2*NC) " 
The number of independent secondary variabl es 
(except Prograrns VI ,VII ,VllI) .. 
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NI 
NN 
NP 
NS 
MA (I) ,MB (I) 
The number· of total independent input signals 
(=NC +NG) , 
T he row number of the array MD (I ,J). 
The numb er of all possible secondary v ariab les 
(except Programs VI ,VII ,VIII). 
The number of operating states . 
Two statfl numbers of the Ith ambiguous state 
pair . (lVIain program only.) 
MC (1,I ,J) - MC (2 ,I ,J ) The index number of the Jth component signal in 
MD (I,J ) 
T (1 ,I)-T (2 ,I) 
V (1) ,V (2) , .• , ,V ('l) 
y (1 ,J) 
a set- reset pair for the Ith possible secondary 
variable , 
The array , 
The logic condi tions of a set-reset pair at the 
Ith state. 
The alp hameric strings 11Fn, 11 c n, "Y", "0N11 , 
1
'DON1"1 r 11 SOME r1 , and "ONn. 
The logic condition of the Ith secondary 
variable at the Jth state . 
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APPENDIX D 
DIMENSIONS OF THE SUBSCRIPTED VARIABLES 
CONTAINED IN THE PROGRAM 
Before we define the dimensions of the subscripted variables-,. let us 
assume the number of ambiguous pair s to be LI.; the number of possible 
secondary variables to be MM ; th number of 1'ont' and ndon't-care" states 
of an output signal to be II, and the number of possible output expressions 
to be .T~l. 
With these numbers we let AA=max(LL ,NS), BD=rnm: (AA,2*NI). 
CC=max(MM ,JJ .z*:t.LL- 1) , DD==max(2*NI ,2*II 1), and EE=max.(MM,JJ). 
The dimensions of these subscripted variables can then be defined as; 
A (AA) 
B (BB) 
c (NF ,NS) 
D (DD) 
E (CC) 
F (2*NI ,NS) 
NA (AA) 
NE (JJ) 
MA,MB tLL ) , (LL) in main program 
(AA). (AA) in subprogram 
MC (2 ,LL ,2*Nl) 
MD 
T 
v 
y 
(AA ,EE) 
(2 ,NS) 
(5) 
(LL ,NS-1) 
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APPENDIX E 
STATE DIAGRAMS , OUTPUT EQUATIONS, AND CONTROL CIRCUIT 
DIAGRAMS OF HYPOTHETICAL SYSTEMS 1 AND 2 
1 2 3 4 5 6 7 8 9 10 
~---.---.r-
State 
Fl 
F3 
FS 
F7 
_______ ,-
·----.---- - - ---- - -, 
, __ -- ~- _ H _ ____ • Cl 
C2 
C3 
C4 
cs 
C6 
C7 
CB 
,----, - - - - - - - - -- - - - -- - -- -- - -- --- - - ---
__ ___,, ,_ - - - - - - - -- - - - - - - -- -· - -- - - - - -- ---
---- - -, 
_______ ,_-------~- -------' 
------. --·---- - ---. L----------
____ _,-r--.. ·-=:.=-.=-_-::J__..._,. _____ r-- :: .. -:::·:::.:-_-_-1 __ _ 
.~ =~~=: =~ =~~-~ :=-_.. __ _r-c _-_-_-_-~_. --·----~ 
Figure 25 . State diagram of System 1 
Output equations of System 1 
Cl=F5F7XIX2-F5 ;F7+X~ 
C2=F7+X2 
c3~F1FS"F75c2=F1 + FS~ F7+-x2 
C4·FS+X2 
CS=FlXZ 
C6·F3F7+X2 
C7=(F IFS+ F3)X2 
cs~F1F3+X2 
~- -· -- --- --- -- - -- -, .. 
; I 
St • 
.J1- -~__,1--il-+--~ 
' I 
! E.S, 
'--~-+-~--IL_ I 
X2 
I 
I 
:Cl 
t1J 
I 
!c2 
·- - - - - - - - - -~ - - - - - - - - · - · .f.. :c3 
' I 
I 
F
4
=H1. F 2 
F8 ut__ 
F2=ITT 
F~~ 
:i=fQ. __ _ 
I 
I 
L - - - - ·- - - - - - - .... - - •. - - - · - - - - •• _, - - -· - .... - - - - - __ ..., .J 
---Fl 
- - .;:io.F2 
- - ->F3 
-- ->F5 
--->p6 
··- "> 
.. - -;:.. 
Figure 26. Control circuit diag-ram of System 1 
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State 
Fl 
F3 
YI 
Y3 
1 2 3 4 5 
..__-~-----~r----
-~--- - - --- --- ---, 
1 __ - - --- - -- - ---' 
6 7 8 
Cl 
C2 
C3 
C4 
~-~----. ----~- -...:. """' - --4 
~-~--~-~ ~ - ----~· --~ L-----
.__ ____ _J·---:==-= =- =---_-:_ -_-: :,__: --
= ==~=::_:_. -~'-----c_-_-_ -_-:_:,"'"". _______ ___, 
Figure 27 . State d iagram of System 2 
Output equations of System 2 
C l-C2(Xl+F3) 
C2=F3Y3 +F lYl+YlY3 +X2 
C3=C4 
C4"'FlY3+ F3Yl +YiY3+X2 
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Fl 
F4 
Fl 
F3 
St . C. S. F4 
....J"'- -----1~1-----I"t. 
E .S. 
X2 
r- - - - - -- -- - -- - - ----------
' 
' jF3 
' I 
! 
' 
' F $ -1-1.--i-v 
~~~ 
Y3 
-----..Y....--+..J 
·~ ,_ 
' 
----., 
I 
' ' 
Cl 
' 
' 
' 
c~ 
. 
' 
' ' . . 
- - - - - - - - .., - _, - - - - - -- - - - - - - - - - - - ... - - - - - 4 
Figure 28 . Control circujt diagram of System 2 
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->Fl 
-;;., F2 
• 
..;:...F3 
_..,. F4 
